RoHS
Powermanasenens sumenchasto
for ExpressCard ${ }^{\text {TM }}$
BD4155FV
No. 10029EBT10

## - Description

BD4155FV is a power management switch IC for the next generation PC card (ExpressCard ${ }^{\top}{ }^{\text {M }}$ ) developed by the PCMCIA. It conforms to the PCMCIA ExpressCard ${ }^{\top M}$ Standard, ExpressCard ${ }^{\top M}$ Compliance Checklist, and ExpressCard ${ }^{\top M}$ Implementation Guideline. , and obtains the Compliance ID "EC100052" from PCMCIA. The power switch offers a number of functions - card detector, and system status detector - which are ideally suited for laptop and desktop computers.

## -Features

1) Incorporates three low on-resistance FETs for ExpressCard ${ }^{\text {TM }}$.
2) Incorporates an FET for output discharge.
3) Incorporates under voltage lockout (UVLO) protection.
4) Employs an SSOP-B20 package.
5) Built-in thermal shutdown protector (TSD).
6) Built-in soft start function.
7) Incorporates an overcurrent protection (OCP).
8) Built-in enable signal for PLL
9) Built-in Pull up resistance for detecting ExpressCard ${ }^{T M}$
10) Conforms to the ExpressCard ${ }^{\top} \mathrm{M}$ Standard.
11) Conforms to the ExpressCard ${ }^{\top \mathrm{TM}}$ Compliance Checklist.
12) Conforms to the ExpressCard ${ }^{\text {TM }}$ Implementation Guideline.


ExpressCard ${ }^{\text {" }}$

## - Applications

Laptop and desktop computers, and other ExpressCard ${ }^{\top \mathrm{TM}}$ equipped digital devices.

## -Product Lineup

| Parameter | BD4155FV |
| :---: | :---: |
| Package | SSOP-B20 |

[^0]
## - Absolute Maximum Ratings

| Parameter | Symbol | Limit | Unit |
| :---: | :---: | :---: | :---: |
| Input Voltage | V3AUX_IN, V3_IN, V15_IN | $-0.3 \sim+5.0$ * | V |
| Logic Input Voltage | CPPE\#,CPUSB\#,SYSR,EC_CLKREQ\#, EC_CLKEN\#,EC_RST\#,PLT_RST\# | -0.3~V3AUX_IN+0.3*1 | V |
| Logic Output Voltage | PERST\# | -0.3~V3AUX_IN+0.3 | V |
| Logic Output applied Voltage | PLL_CLKREQ\# | $-0.3 \sim+5.0$ | V |
| Output Voltage | V3AUX,V3, V15 | $-0.3 \sim+5.0{ }^{* 1}$ | V |
| Output current 1 | IOV3AUX | 1.0 | A |
| Output current 2 | IOV3 | 2.0 | A |
| Output current 3 | IOV15 | 2.0 | A |
| Power Dissipation 1 | Pd1 | 500 * | mW |
| Power Dissipation 2 | Pd2 | 812.5 * | mW |
| Operating Temperature Range | Topr | $-40 \sim+100$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tstg | $-55 \sim+150$ | ${ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | Tjmax | +150 | ${ }^{\circ} \mathrm{C}$ |

*1 Not to exceed Pd.
*2 Reduced by 4.0 mW for each increase in Ta of $1^{\circ} \mathrm{C}$ over $25^{\circ} \mathrm{C}$
*3 Reduced by 6.5 mW for each increase in Ta of $1^{\circ} \mathrm{C}$ over $25^{\circ} \mathrm{C}$ (When mounted on a board $70 \mathrm{~mm} \times 70 \mathrm{~mm} x 1.6 \mathrm{~mm}$ Glass-epoxy PCB).
Operating Conditions (Ta=25C)

| Parameter | Symbol | MIN | MAX | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Input Voltage 1 | V3AUX_IN | 3.0 | 3.6 | V |
| Input Voltage 2 | V3_IN | 3.0 | 3.6 | V |
| Input Voltage 3 | V15_IN | 1.35 | 1.65 | V |
| Logic Input Voltage | CPPE\#,CPUSB\#,SYSR,EC_CLKREQ\#, <br> EC_CLKEN\#,EC_RST\#,PLT_RST\# | 0 | V3AUX_IN | V |
| Logic Output Voltage 1 | PERST\# | 0 | V3AUX_IN | V |
| Logic Output Voltage 2 | PLL_CLKREQ\# | 0 | 3.6 | V |
| Output current 1 | IOV3AUX | 0 | 275 | mA |
| Output current 2 | IOV3 | 0 | 1.3 | A |
| Output current 3 | IOV15 | 0 | 650 | mA |

* This product is not designed to offer protection against radioactive rays.


## - Electrical Characteristics

(unless otherwise noted, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ V3AUX_ $\mathrm{IN}=\mathrm{V} 3 \_\mathrm{IN}=3.3 \mathrm{~V}, \mathrm{~V} 15 \_\mathrm{IN}=1.5 \mathrm{~V}$ )

| Parameter | Symbol | Standard Value |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| Standby current | Icc1 | - | 120 | 250 | $\mu \mathrm{A}$ | VSYSR=0V |
| Bias current | Icc2 | - | 250 | 500 | $\mu \mathrm{A}$ | VSYSR=3.3V |
| [Logic] |  |  |  |  |  |  |
| High Level Enable Input Voltage | $\mathrm{VL}_{\mathrm{HI}}$ | 2.0 | - | - | V |  |
| Low Level Enable Input Voltage | VLLow | - | - | 0.8 | V |  |
| Input current | ICPPE\# | - | 0 | 1 | $\mu \mathrm{A}$ | CPPE\# $=3.6 \mathrm{~V}$ |
|  |  | 10 | - | 30 | $\mu \mathrm{A}$ | CPPE\#=0V |
|  | ICPUSB\# | - | 0 | 1 | $\mu \mathrm{A}$ | CPUSB\#=3.6V |
|  |  | 10 | - | 30 | $\mu \mathrm{A}$ | CPUSB\#=0V |
|  | ISYSR | -1 | 0 | 1 | $\mu \mathrm{A}$ | SYSR=3.6V |
|  | IEC_CLKEN\# | 5 | 0 | 20 | $\mu \mathrm{A}$ | EC_CLKEN\#=3.6V |
|  | IEC_CLKREQ\# | -1 | 0 | 1 | $\mu \mathrm{A}$ | EC_CLKREQ\#=3.6V |
|  | IEC_RST\# | -1 | 0 | 1 | $\mu \mathrm{A}$ | EC_RST\#=3.6V |
|  | IPLT_RST\# | -1 | 0 | 1 | $\mu \mathrm{A}$ | PLT_RST\#=3.6V |
| [Switch V3AUX] |  |  |  |  |  |  |
| On Resistance | $\mathrm{R}_{\text {V3Aux }}$ | - | 120 | 220 | $\mathrm{m} \Omega$ | $\mathrm{Tj}=-10 \sim 100^{\circ} \mathrm{C}$ * |
| Discharge On Resistance | $\mathrm{R}_{\text {V3AUX }}$ Dis | - | 60 | 150 | $\Omega$ |  |
| [Switch V3] |  |  |  |  |  |  |
| On Resistance | $\mathrm{R}_{\mathrm{V} 3}$ | - | 42 | 100 | $\mathrm{m} \Omega$ | $\mathrm{Tj}=-10 \sim 100^{\circ} \mathrm{C}$ * |
| Discharge On Resistance | $\mathrm{R}_{1}$ Dis | - | 60 | 150 | $\Omega$ |  |
| [Switch V15] |  |  |  |  |  |  |
| On Resistance | R 115 | - | 60 | 100 | $\mathrm{m} \Omega$ | $\mathrm{Tj}=-10 \sim 100^{\circ} \mathrm{C}$ * |
| Discharge On Resistance | R V 15 Dis | - | 60 | 150 | $\Omega$ |  |
| [Over Current Protection] |  |  |  |  |  |  |
| V3 Over current | $\mathrm{OCP}_{\mathrm{v} 3}$ | 1.6 | - | - | A |  |
| V3AUX Over current | OCPV ${ }_{\text {3AUX }}$ | 0.35 | - | - | A |  |
| V15 Over current | $\mathrm{OCP}_{\mathrm{V} 15}$ | 0.8 | - | - | A |  |
| [Low input miss operation prevent Block] |  |  |  |  |  |  |
| V3_IN threshold voltage | VUVLOV3_ı | 2.70 | 2.80 | 2.90 | V | sweep up |
| V3_IN hysteresis Voltage | $\triangle \mathrm{VUVLO} \mathrm{Vz}_{\text {_in }}$ | 50 | 100 | 150 | mV | sweep down |
| V3AUX_IN threshold voltage | VUVLOV3Aux_ın | 2.70 | 2.80 | 2.90 | V | sweep up |
| V3AUX_IN hysteresis Voltage | $\triangle$ VUVLOV3AUx_ı | 50 | 100 | 150 | mV | sweep down |
| V15_IN threshold voltage | VUVLO ${ }_{\text {V15_IN }}$ | 1.15 | 1.20 | 1.25 | V | sweep up |
| V15_IN hysteresis Voltage | $\triangle \mathrm{VUVLO} \mathrm{V15}^{\text {_N }}$ | 50 | 100 | 150 | mV | sweep down |
| [POWER GOOD] |  |  |  |  |  |  |
| V3 POWER GOOD Voltage | $\mathrm{PG}_{\mathrm{V} 3}$ | 2.700 | 2.850 | 3.000 | V |  |
| V3AUX POWER GOOD Voltage | $\mathrm{PG}_{\text {V3AUX }}$ | 2.700 | 2.850 | 3.000 | V |  |
| V15 POWER GOOD Voltage | $\mathrm{PG}_{\mathrm{V} 15}$ | 1.200 | 1.275 | 1.350 | V |  |
| PERST\# LOW Voltage | VPERST\#Low | - | 0.1 | 0.3 | V | $\mathrm{I}_{\text {PERST }}=0.5 \mathrm{~mA}$ |
| PERST\# HIGH Voltage | VPERST\#\#IGн | 3.0 | - | - | V |  |
| PERST Delay | TPERST\# | 4 | 10 | 20 | ms |  |
| PLL_CLKREQ\# Low Voltage | VPLL | - | 0.1 | 0.2 | V | IPLL_CLKREQ\# $=0.5 \mathrm{~mA}$ |
| PLL_CLKREQ\# Leak Current | IpLL | - | - | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {PLL_CLKREQ\# }}=3.6 \mathrm{~V}$ |
| [WAKE UP TIME] |  |  |  |  |  |  |
| V3_IN to V3 | $\mathrm{T}_{\mathrm{v} 3}$ | 0.1 | - | 3 | ms |  |
| V3AUX_IN to V3AUX | $\mathrm{T}_{\text {V3AUX }}$ | 0.1 | - | 3 | ms |  |
| V15_IN to V15 | $\mathrm{T}_{\mathrm{V} 15}$ | 0.1 | - | 3 | ms |  |

* Design Guarantee


## - Reference data



Fig. 1 Card Assert/ De-assert (Active)


Fig. 4 System Active $\Leftrightarrow$ Standby (No Card)

$500 \mu \mathrm{~s} / \mathrm{div}$
Fig. 7 Wakeup Wave Form (Standby $\rightarrow$ Active)


Fig. 10 Power Down Wave Form (Active $\rightarrow$ Standby)


Fig. 2 Card Assert/De-assert (Standby)


Fig. 5 Wakeup Wave Form (Card Assert)


Fig. 8 Power Down Wave Form (Card De-assert)


Fig. 11 PERST\# Wave Form (Card Assert/ De-assert)


Fig. 3 System Active $\Leftrightarrow$ Standby ( Card Present)

$500 \mu \mathrm{~s} / \mathrm{div}$
Fig. 6 Wakeup Wave Form (USB2.0 Assert)

$500 \mu \mathrm{~s} / \mathrm{div}$
Fig. 9 Power Down Wave Form (USB2.0 De-assert)

$5.0 \mathrm{~ms} / \mathrm{div}$
Fig. 12 PLL_CLKREQ\# Wave Form (Card Āssert/ De-assert)


Fig. 13 PERST\# Wave Form (USB2.0 Assert/ De-assert)

$5.0 \mathrm{~ms} / \mathrm{div}$
Fig. 16 PERST\# Wave Form (EC_RST Input)


500 $\mu \mathrm{s} / \mathrm{div}$
Fig. 19 Output Voltage
$\left(V 3 \_I N: O F F \rightarrow O N\right)$


Fig. 22 Output Voltage
(V3_IN:ON $\rightarrow$ OFF)


Fig. 14 PLL_CLKREQ\# Wave Form (USB2.0 Assert/ De-assert)


Fig. 17 PLL_CLKREQ\# Wave Form (EC_CLKREQ\# Input)


500 $\mu \mathrm{s} / \mathrm{div}$
Fig. 20 Output Voltage
(V3AUX_IN:OFF $\rightarrow$ ON)


Fig. 23 Output Voltage (V3AUX_IN:ON $\rightarrow$ OFF)


Fig. 15 PERST\# Wave Form (PLT_RST Input)


Fig. 18 PLL_CLKREQ\# Wave Form (EC_CLKEN\# Input)


Fig. 21 Output Voltage (V15_IN:OFF $\rightarrow$ ON)


Fig. 24 Output Voltage (V15_IN:ON $\rightarrow$ OFF)

## - Reference data

OUTPUT CONDITION LIST(Protect Circuit)

| Condition |  |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CPxx\# | UVLO(V3/V15) | UVLO(V3AUX) | Thermal | V3/V15 | V3AUX |
| H | - | - | - | L | L |
| L | ON | OFF | OFF | Hi-Z | H |
|  | - | ON |  | L | L |
|  | OFF | OFF |  | H | H |
|  | - | - | ON | Hi-Z | Hi-Z |

OUTPUT CONDITION LIST(Logic)

| State | Input |  |  |  |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V3AUX_IN | V3_IN | V15_IN | SYSR | CPPE\# | CPUSB\# | V3/V15 | V3AUX |
| OFF | 0 | 0 | 0 | 0 | x | x | OFF | OFF |
| ON | 1 | x | x | $1 \rightarrow 0$ | 1 | 1 | OFF | OFF |
| $\downarrow$ |  |  |  |  | x | 0 | OFF | ON |
| Stand-by |  |  |  |  | 0 | x | OFF | ON |
| Stand-by | 1 | x | x | 0 | 1 | 1 | OFF | OFF |
|  |  |  |  |  | x | 0 | OFF | OFF |
|  |  |  |  |  | 0 | x | OFF | OFF |
| ON | 1 | 1 | 1 | 1 | 1 | 1 | OFF | OFF |
|  |  |  |  |  | x | 0 | ON | ON |
|  |  |  |  |  | 0 | x | ON | ON |

OUTPUT CONDITION LIST(PERST\#)

| State | Input |  |  |  |  |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V3AUX_IN | V3_IN | V15_IN | SYSR | CPPE\# | CPUSB\# | $\begin{aligned} & \hline \text { POWER } \\ & \text { GOOD } \end{aligned}$ | PLT_RST\# | EC_RST\# | PERST\# |
| OFF | 0 | 0 | 0 | 0 | x | x | x | x | x | L |
| Stand-by | 1 | x | x | 0 | x | x | x | x | X | L |
| ON | 1 | 1 | 1 | 1 | 1 | 1 | X | x | X | L |
|  |  |  |  |  | 0 | x | NG | x | X | L |
|  |  |  |  |  | 0 | x | OK | 0 | 0 | L |
|  |  |  |  |  |  |  |  |  | 1 | L |
|  |  |  |  |  |  |  | OK | 1 | 0 | L |
|  |  |  |  |  |  |  |  |  | 1 | H |
|  |  |  |  |  | 1 | 0 | x | x | X | L |

OUTPUT CONDITION LIST(PLL_CLKREQ\#)

| State | Input |  |  |  |  |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V3AUX_IN | V3_IN | V15_IN | SYSR | CPPE\# | CPUSB\# | $\begin{aligned} & \text { POWER } \\ & \text { GOOD } \\ & \hline \end{aligned}$ | $\begin{array}{c\|} \hline \text { EC_ } \\ \text { CLKRE } \end{array}$ | $\begin{gathered} \text { EC- } \\ \text { CLKEN\# } \end{gathered}$ | $\begin{gathered} \text { PLL_ } \\ \text { CLKREQ\# } \end{gathered}$ |
| OFF | 0 | 0 | 0 | 0 | x | x | x | x | x | Hi-Z |
| Stand-by | 1 | X | X | 0 | X | X | X | X | x | L |
| ON | 1 | 1 | 1 | 1 | 1 | 1 | x | x | x | H |
|  |  |  |  |  | 0 | x | NG | x | x | H |
|  |  |  |  |  | 0 | x | OK | 0 | 0 | L |
|  |  |  |  |  |  |  |  |  | 1 | H |
|  |  |  |  |  |  |  | OK | 1 | 0 | H |
|  |  |  |  |  |  |  |  |  | 1 | H |
|  |  |  |  |  | 1 | 0 | x | x | x | H |

## -block diagram



## -Pin Configration



SSOP-B20 Package

## OPin Function

| PIN No | PIN NAME | PIN FUNCTION |
| :---: | :---: | :--- |
| 1 | PLT_RST\# | Logic input pin (from HOST) |
| 2 | EC_RST\# | Logic input pin (from HOST) |
| 3 | SYSR | Logic input pin |
| 4 | V3_IN1 | V3 input pin 1 |
| 5 | V3_IN2 | V3 input pin 2 |
| 6 | V3_1 | V3 output pin 1 |
| 7 | V3_2 | V3 output pin 2 |
| 8 | PERST\# | Logic output pin |
| 9 | EC_CLKEN\# | Logic input pin (from HOST) |
| 10 | GND | GND pin |
| 11 | CPUSB\# | Logic input pin |
| 12 | CPPE\# | Logic input pin |
| 13 | V15_1 | V15 output pin 1 |
| 14 | V15_2 | V15 output pin 2 |
| 15 | V15_IN1 | V15 input pin 1 |
| 16 | V15_IN2 | V15 input pin 2 |
| 17 | V3AUX | V3AUX output pin |
| 18 | V3AUX_IN | V3AUX input pin 1 |
| 19 | PLL_CLKREQ\# | Clock enable signal (to PLL) |
| 20 | EC_CLKREQ\# | Logic input pin (from CARD) |

## Description of block operation

## V3_IN, V15_IN, and V3AUX_IN

These are the input terminals for each channel of a 3ch switch. V3_IN and V15_IN terminals have two pins each, which should be short-circuited on the pc board with a thick conductor. A large current runs through these three terminals : (V3_IN: 1.35A; V3AUX_IN: 0.275 A; and V15_IN: 0.625 A ). In order to lower the output impedance of the connected power supply, it is recommended that ceramic capacitors (with B-type characteristics or better) be provided between these terminals and the ground. Specifically, the capacitors should be on the order of $1 \mu \mathrm{~F}$ between V3_IN and GND, and between V15_IN and GND; and on the order of $0.1 \mu \mathrm{~F}$ between V3AUX_IN and GND.

## V3, V15, and V3AUX

These are the output terminals for each switch. The V3 and V15 terminals have two pins each, which should be short-circuited on the PC board and connected to an ExpressCard connector with a thick conductor, as short as possible. In order to stabilize the output, it is recommended that ceramic capacitors (with B-type characteristics or better) be provided between these terminals and the ground. Specifically, the capacitors should be on the order of $10 \mu \mathrm{~F}$ between V3 and GND, and between V15 and GND; and on the order of $1 \mu \mathrm{~F}$ between V3AUX and GND.

## CPPE\#

This pin is used to find whether or not a PCI-Express signal compatible card is present. Turns to "High" level with an input of 2.0 volts or higher, which means that no card is provided, while it turns to "Low" level when the input is lowered to 0.8 volts or less, which means that a card is provided. Controls the ON/OFF, switch selecting the proper mode based on the status of the system.
Pull up resistance ( $100 \mathrm{k} \Omega \sim 200 \mathrm{k} \Omega$ ) is built into, so the number of components is reduced.

## CPUSB\#

This pin is used to find whether or not a USB2.0 signal compatible card is present. Turns to "High" level with an input of 2.0 volts or higher, which means that no card is provided, while it turns to "Low" level when the input is lowered to 0.8 volts or less, which means that a card is provided. Controls the ON/OFF switch, selecting the proper mode based on the system status.
Pull up resistance $(100 \mathrm{k} \Omega \sim 200 \mathrm{k} \Omega)$ is built into, so the number of components is reduced.

## SYSR

These pins are used to detect the system status. Turns to "High" level with an input of 2.0 volts or higher, which means that the system is activated, while it turns to "Low" level when the input is lowered to 0.8 volts or less, which means that the system is on standby.

## PLT_RST\#, EC_RST\#

These pins are used to control the reset signal (PERST\#) to a card from the system side. (Also referred to as "SysReset\#" by PCMCIA.) Turns to "High" level with an input of 2.0 volts or higher, and sets PERST\# to "High" AND with a "Power Good" output. Turns to "Low" level and sets PERST\# to "Low" when the input falls to 0.8 volts or less.

## PERST\#

This pin is used to send a reset signal to a PCI-Express compatible card. Reset status is determined by the outputs, PLT_RST\#, EC_RST\#, CPPE\# system status. Turns to "High" level and activates the PCI-Express compatible card only if each output is within the "Power Good" threshold, with the card inserted and PLT_RST\#, EC_RST\# turned to "High" level.

## EC_CLKEN\#, EC_CLKREQ\#

These pins are used to control the enable signal (PLL_CLKREQ\#) to the reference clock. Turns to "High" level and set PLL_CLKREQ\# to "High" when the input rise to 2.0 volts or higher. Turns to "Low" level with an input of 0.8 volts or less, and sets PLL_CLKREQ\# to "Low" or with a inverting "Power Good" output.

## PLL_CLKREQ\#

This pin is used to send an enable signal to the reference clock. Activation status is determined by the outputs, EC_CLKEN\#, EC_CLKREQ\#, CPPE\# system status. Turns to "Low" level and activates the reference clock PLL only if each output is within the "Power Good" threshold, with the card kept inserted, and EC_CLKEN\#, EC_CLKREQ\# turned to "Low"level.

## - Timing Chart

Power ON/OFF Status of ExpressCard ${ }^{\text {TM }}$

| System Status |  | ExpressCard ${ }^{\text {TM }}$ ModuleStatus | Power Switch Status |  |
| :---: | :---: | :---: | :---: | :---: |
| Primary | Auxiliary |  | Primary $(+3.3 \mathrm{~V} \text { and }+1.5 \mathrm{~V})$ | Auxiliary (3.3V Aux) |
| OFF | OFF | Don't care | OFF | OFF |
| ON | ON | De-asserted | OFF | OFF |
|  |  | Asserted | ON | ON |
| ON | ON | De-asserted | OFF | OFF |
|  |  | Asserted Before This | OFF | ON |
|  |  | Asserted After This | OFF | OFF |

ExpressCard ${ }^{T M}$ States Transition Diagram

$\left[\begin{array}{l}\mathrm{SYSR}=\mathrm{L} \\ \mathrm{CP} \#=\mathrm{L}\end{array} \Leftrightarrow\left[\begin{array}{l}\mathrm{SYSR}=\mathrm{H} \\ \mathrm{CP} \#=\mathrm{H}\end{array}\right.\right.$

| System Status |  | Card Status |  |
| :---: | :---: | :---: | :---: |
| Stand-by Status | :SYSR=L | Card Asserted Status | :CP\#=L |
| ON Status | :SYSR=H | Card De-asserted Status | :CP\#=H |
| From ON to Stand-by Status | :SYSR=H $\rightarrow$ L | From De-asserted to Asserted Status | :CP\#=H $\rightarrow$ L |
| From Stand-by to ON Status | :SYSR=L $\rightarrow$ H | From Asserted to De-asserted Status | :CP\#=L $\rightarrow$ H |

## BD4155FV Evaluation Board



BD4155FV Evaluation Board Application Components

| Part No | Value | Company | Part Name |
| :---: | :---: | :---: | :---: |
| R1 | $0 \Omega$ | ROHM | MCR03 series |
| R1a | $100 \mathrm{k} \Omega$ | ROHM | MCR03 series |
| R2 | $0 \Omega$ | ROHM | MCR03 series |
| R2a | $100 \mathrm{k} \Omega$ | ROHM | MCR03 series |
| R3 | $0 \Omega$ | ROHM | MCR03 series |
| R3a | $100 \mathrm{k} \Omega$ | ROHM | MCR03 series |
| R9 | $0 \Omega$ | ROHM | MCR03 series |
| R9a | $100 \mathrm{k} \Omega$ | ROHM | MCR03 series |
| R11 | $0 \Omega$ | ROHM | MCR03 series |
| R11a | - | - | - |
| R12 | $0 \Omega$ | ROHM | MCR03 series |
| R12a | - | - | - |
| R19 | $10 \mathrm{k} \Omega$ | ROHM | MCR03 series |
| R20 | $0 \Omega$ | ROHM | MCR03 series |
| R20a | $100 \mathrm{k} \Omega$ | ROHM | MCR03 series |


| Part No | Value | Company | Part Name |
| :---: | :---: | :---: | :---: |
| C 1 | - | - | - |
| C 2 | - | - | - |
| C 3 | - | - | - |
| C 4 | $1 \mu \mathrm{~F}$ | murata | GRM21 series |
| C 6 | $10 \mu \mathrm{~F}$ | murata | GRM21 series |
| C 9 | - | - | - |
| C 11 | - | - | - |
| C 12 | - | - | - |
| C 13 | $10 \mu \mathrm{~F}$ | murata | GRM21 series |
| C 15 | $1 \mu \mathrm{~F}$ | murata | GRM21 series |
| C 17 | $1 \mu \mathrm{~F}$ | murata | GRM21 series |
| C 18 | $0.1 \mu \mathrm{~F}$ | murata | GRM18 series |
| C 20 | - | - | - |

BD4155FV Evaluation Board Layout

Silk Screen


Mid Layer 1


TOP Layer


Mid Layer 2


Bottom Layer


## - Application Circuit (Circuit for ExpressCard ${ }^{\text {TM }}$ Compliance Checklist)



## - Heat loss

Thermal design should allow the device to operate within the following conditions. Note that the temperatures listed are the allowed temperature limits. Thermal design should allow sufficient margin from these limits.

1. Ambient temperature Ta can be no higher than $100^{\circ} \mathrm{C}$.
2. Chip junction temperature Tj can be no higher more than $150^{\circ} \mathrm{C}$.

Chip junction temperature Tj can be determined as follows:
(1)Chip junction temperature Tj is calculated from IC surface temperature TC under actual application conditions: $\mathrm{Tj}=\mathrm{TC}+\theta \mathrm{j}-\mathrm{c} \times \mathrm{W}$
<Reference value>
日j-c:SSOP-B20 $\quad 35^{\circ} \mathrm{C} / \mathrm{W}$
(2)Chip junction temperature $\mathrm{T}_{\mathrm{j}}$ is calculated from ambient temperature Ta :
$\mathrm{Tj}=\mathrm{TC}+\theta \mathrm{j}-\mathrm{a} \times \mathrm{W}$
<Reference value>
日j-a:SSOP-B20 $250^{\circ} \mathrm{C} / \mathrm{W}$ (IC only)
$153.8^{\circ} \mathrm{C} / \mathrm{W}$ Single-layer substrate
(substrate surface copper foil area: less than $3 \%$ )
Substrate size $70 \times 70 \times 1.6 \mathrm{~mm}^{3}$ (thermal vias in the board.)

Most of heat loss in the BD4155FV occurs at the output switch. The power lost is determined by multiplying the on-resistance by the square of output current of each switch.

## - Equivalent Circuit

 1pin<PLT_RST\#>

4,5pin<V3_IN1,V3_IN2>


9pin<EC_CLKEN\#>


13,14pin<V15_1,V15_2>


18pin<V3AUX_IN>


2pin<EC_RST\#>


6,7pin<V3_1,V3_2>


11pin<CPUSB\#>


15,16pin<V15_IN1,V15_IN2>


19pin<PLL_CLKREQ\#>


3pin<SYSR>


8pin<PERST\#>


12pin<CPPE\#>


17pin<V3AUX>


20pin<EC_CLKREQ\#>


## - Notes for use

1.Absolute maximum ratings

Although quality is rigorously controlled, the device may be destroyed when applied voltage, operating temperature, etc. exceeds its absolute maximum rating. Because the source (short mode or open mode) cannot be identified once the IC is destroyed, it is important to take physical safety measures such as fusing when implementing any special mode that operates in excess of absolute rating limits.
2.Thermal design

Consider allowable loss ( Pd ) under actual operating conditions and provide sufficient margin in the thermal design.
3.Terminal-to-terminal short-circuit and mis-mounting

When the mounting the IC to a printed circuit board, take utmost care to assure the position and orientation of the IC are correct. In the event that the IC is mounted erroneously, it may be destroyed. The IC may also be destroyed when a short-circuit is caused by foreign matter introduced into the clearance between outputs, or between an output and power-GND.
4.Operation in strong electromagnetic fields

Using the IC in strong electromagnetic fields may cause malfunctions. Exercise caution in respect to electromagnetic fields.
5.Built-in thermal shutdown protection circuit

This IC incorporates a thermal shutdown protection circuit (TSD circuit). The working temperature is $175^{\circ} \mathrm{C}$ (standard value) with a $-15^{\circ} \mathrm{C}$ (standard value) hysteresis width. When the IC chip temperature rises the TSD circuit is activated, while the output terminal is brought to the OFF state. The built-in TSD circuit is intended exclusively to shut down the IC in a thermal runaway event, and is not intended to protect the IC or guarantee performance in these conditions. Therefore, do not operate the IC after with the expectation of continued use or subsequent operation once this circuit is activated.
6. Capacitor across output and GND

When a large capacitor is connected across the output and GND, and the V3AUX_IN is short-circuited with OV or GND for any reason, current charged in the capacitor flows into the output and may destroy the IC. Therefore, use a capacitor smaller than $1000 \mu \mathrm{~F}$ between the output and GND.
7. Set substrate inspection

Connecting a low-impedance capacitor to a pin when running an inspection with a set substrate may produce stress on the IC. Therefore, be certain to discharge electricity at each process of the operation. To prevent electrostatic accumulation and discharge in the assembly process, thoroughly ground yourself and any equipment that could sustain ESD damage, and continue observing ESD-prevention procedures in all handling, transfer and storage operations. Before attempting to connect the set substrate to the test setup, make certain that the power supply is OFF. Likewise, be sure the power supply is OFF before removing the substrate from the test setup.
8.IC terminal input

This integrated circuit is a monolithic $I C$, with $P$ substrate and $\mathrm{P}^{+}$isolation between elements.
The $P$ layer and $N$ layer of each element form $a, P N$ junction. When the potential relation is GND>terminal $A>t e r m i n a l ~ B, ~$ the PN junction works as a diode, and when terminal $B>G N D$ terminal $A$, the $P N$ junction operates as a parasitic transistor. Parasitic elements inevitably form, due to the nature of the IC construction. The operation of the parasitic element gives rise to mutual interference between circuits and results in malfunction, and eventually, breakdown. Consequently, take utmost care not to use the IC in a way that would cause the parasitic element to actively operate, such as applying voltage lower than GND (P substrate) to the input terminal.

Resistor
(PIN A)


(PIN A)


9. GND wiring pattern

If both a small signal GND and a high current GND are present, it is recommended that the patterns for the high current GND and the small signal GND be separated. Proper grounding to the reference point of the set should also be provided. In this way, the small signal GND voltage will by unaffected by the change in voltage stemming from the pattern wiring resistance and the high current. Also, pay special attention to avoid undesirable wiring pattern fluctuations in any externally connected GND component.
10. Electrical characteristics

The electrical characteristics in the Specifications may vary, depending on ambient temperature, power supply voltage, circuit(s) externally applied, and/or other conditions. Therefore, please check all such factors, including transient characteristics, that could affect the electrical characteristics.
11. Capacitors applied to input terminals

The capacitors applied to the input terminals (V3_IN, V3AUX_IN and V15_IN) are used to lower the output impedance of the connected power supply. An increase in the output impedance of the power supply may result in destabilization of input voltages (V3_IN, V3AUX_IN and V15_IN). It is recommended that a low-ESR capacitor be used, with a lower temperature coefficient (change in capacitance vs. change in temperature), Recommended capacitors are on the order of $0.1 \mu \mathrm{~F}$ for V3AUX_IN, and1 $\mu \mathrm{F}$ for V3_IN and V15_IN. However, they must be thoroughly checked at the temperature and with the load range expected in actual use, because capacitor selection depends to a significant degree on the characteristics of the input power supply to be used and the conductor pattern of the PC board.
12. Capacitors applied to output terminals

Capacitors for the output terminals (V3, V3_AUX, and V15), should be connected between each of the output terminals and GND. A low-ESR, low temperature coefficient output capacitor is recommended-on the order of $1 \mu \mathrm{~F}$ for V3 and V15 terminals, and $1 \mu \mathrm{~F}$ less for V3_AUX. However, they must be thoroughly checked at the temperature and with the load range expected in actual use, because capacitor selection depends to a significant degree on the temperature and the load conditions.
13. Not of a radiation-resistant design.
14. Allowable loss (Pd)

With respect to the allowable loss, please refer to the thermal derating characteristics shown in the Exhibit, which serves as a rule of thumb. When the system design causes the IC to operate in excess of the allowable loss, chip temperature will rise, reducing the current capacity and decreasing other basic IC functionality. Therefore, design should always enable IC operation within the allowable loss only.
15. Operating range

Basic circuit functions and operations are warranted within the specified operating range the working ambient temperature range. Although reference values for electrical characteristics are not warranted, no rapid or extraordinary changes in these characteristics are expected, provided operation is within the normal operating and temperature range.
16. The applied circuit example diagrams presented here are recommended configurations. However, actual design depends on IC characteristics, which should be confirmed before operation. Also, note that modifying external circuits may impact static, noise and other IC characteristics, including transient characteristics. Be sure to allow sufficient margin in the design to accommodate these factors.
17. Wiring to the input terminals (V3 IN, V3AUX IN, and V15 IN) and output terminals (V3, V3AUX and V15) of the built-in FET should be carried out with special care. Using unnecessarily long and/or thin conductors may decrease output voltage and degrade other characteristics.
18. Heatsink

The heatsink is connected to the SUB, which should be short-circuited to the GND. Proper heatsink soldering to the PC board should enable lower thermal resistance.

## -Power Dissipation



## -Ordering part number



Packaging and forming specification
E2: Embossed tape and reel (SSOP-B20)

## SSOP-B20



## Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.
The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.
While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuelcontroller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact us.
ROHM Customer Support System

## http://www.rohm.com/contact/


[^0]:    "ExpressCard ${ }^{\top \mathrm{M} "}$ " is a registered trademark registered of the PCMCIA (Personal Computer Memory Card International Association)

